## Complete If Known **Application Number** 10/742,327 INFORMATION DISCLOSURE **Filing Date** December 18, 2003 **CITATION First Named Inventor** Tsern et al. Art Unit 3694 PTO-1449 **Examiner Name** Cheung, Mary Da Zhi Wang Sheet 1 of 1 Attorney Docket Number 60809-0146-US

			U.S. PATEN	T DOCUMENTS						
Examiner Initials	Cite No.	Document Number  Number - Kind Code <sup>1</sup>	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Class Subclass		Filing Date if Appropriate			
-		· · · · · · · · · · · · · · · · · · ·	FOREIGN PAT	ENT DOCUMENTS	<u> </u>					
Examiner Initials	Cite No.	Foreign Patent Document	Publication Date MM-DD-YYYY  and the state of the state o	Name of Patentee or Applicant of Cited Document		Sub- class	Translation			
		Country Code <sup>2</sup> - Number <sup>3</sup> - Kind Code <sup>4</sup> (if known)			Class		Yes	No		
						<u> </u>	<u> </u>			
		ОТНЕ	R NON PATENT I	LITERATURE DOCUMENT	<u> </u>	<u> </u>	1	l		
Examiner Initials	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published BURSKY, "Memory-CPU Interface Speeds Up Data Transfers," Electronic Design, pp. 137-142, March 19, 1992.								
		CHOI, "16Mbit Synchronous DRAM with 125Mbyte/sec Data Rate," Symposium on VLSI Circuits, Digest of Technical Papers, pp. 65-66, 1993.								
		GARY et al., "The PowerPC <sup>TM</sup> 603 Microprocessor: A Low-Power Design for Portable Applications," IEEE Design & Test of Computers, Winter, 1994.								
		LEE et al., "A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM," J. of Solid State Circuits, Vol. 29, No. 12, pp. 1491-1496, December 1994.								
		LINES et al., "High Speed Circuit Techniques in a 150Hz 64M SDRAM," Proceedings of Memory Technology, Design & Testing Int'l Workshop, San Jose, California, August 11, 1997, pp. 8-11.								
		SAEKI et al., "A 2.5ns Clock Access, 250MHz 256Mb SDRAM with Synchronous Mirror Delay," IEEE ISSCC Digest of Technical Papers, pp. 374-375, 476, 1996.								

Examiner	Dat	e
Signature		nsidered

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if

not in conformance and not considered. Include copy of this form with next communication to applicant.

See Kind Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. Applicant is to place a check mark here if English language Translation is attached. Burden Hour Statement This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO Assistant Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.